Espressif Systems /ESP32-C2 /UART0 /CONF1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CONF1

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RXFIFO_FULL_THRHD0TXFIFO_EMPTY_THRHD0 (DIS_RX_DAT_OVF)DIS_RX_DAT_OVF 0 (RX_TOUT_FLOW_DIS)RX_TOUT_FLOW_DIS 0 (RX_FLOW_EN)RX_FLOW_EN 0 (RX_TOUT_EN)RX_TOUT_EN

Description

Configuration register 1

Fields

RXFIFO_FULL_THRHD

It will produce rxfifo_full_int interrupt when receiver receives more data than this register value.

TXFIFO_EMPTY_THRHD

It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less than this register value.

DIS_RX_DAT_OVF

Disable UART Rx data overflow detect.

RX_TOUT_FLOW_DIS

Set this bit to stop accumulating idle_cnt when hardware flow control works.

RX_FLOW_EN

This is the flow enable bit for UART receiver.

RX_TOUT_EN

This is the enble bit for uart receiver’s timeout function.

Links

() ()